(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 30 June 2005 (30.06.2005)

PCT

(10) International Publication Number WO 2005/060107 A1

(51) International Patent Classification⁷: **H03M 13/29**, 13/41, H04L 1/00

(21) International Application Number:

PCT/IB2004/004349

(22) International Filing Date:

13 December 2004 (13.12.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

GB 0328794.3 11 December 2003 (11.12.2003) GB

- (71) Applicant (for all designated States except US): FREESCALE SEMICONDUCTOR, INC.? [US/US]; 6501 William Cannon Dr., Austin, TX 78735 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KUTZ, Gideon [IL/IL]; Motorola Israel LTD, 1 Skenkar Street Industrial Zone, 46120 Herzelia (IL). CHASS, Amir, I. [IL/IL]; Motorola Israel LTD, 1 Skenkar Street Industrial Zone, 46120 Herzelia (IL).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GO, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: A DECODER



(57) Abstract: A decoder comprising a decoding element arranged to operate in a first mode for decoding a turbo encoded data stream and in a second mode for decoding a viterbi encoded data stream, wherein the decoding element is responsive to a first control signal for switching from the first mode to the second mode during decoding of a turbo code block and responsive to a second control signal for switching from the second mode to the first mode to allow continued decoding of the turbo code block.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

5

WO 2005/060107

A DECODER

The present invention relates to a decoder.

Wireless communication systems are widely deployed to provide various types of communications such as voice and data. One such system is wideband code division multiple access WCDMA, which has been adopted in various competing wireless communication standards, for example 3rd generation partnership project 3GPP and 3GPP2.

1

PCT/IB2004/004349

To overcome data corruption that can occur during RF transmission the different wireless communication standards typically include some form of channel coding. For example, WCDMA standards typically require that a WCDMA receiver decode a mixture of turbo encoded and viterbi encoded data streams, where viterbi encoded channels are typically used for time critical data.

20

25

30

15

10

In particular the 3GPP standard has specified a high speed data packed access HSDPA sub-system that has two physical channels in the downlink direction; a data channel and a control channel in which turbo coding is used to encode the data channel and convolutional coding is used to encode the control channel.

A turbo encoder uses a first convolutional encoder to encode information bits (i.e. systematic bits) within a packet to generate a first seguence of parity bits (i.e. parity 1 bits) in parallel to the interleaver shuffling the information bits, where the shuffled information bits are encoded by a second encoder to generate a second sequence of parity bits (i.e. parity 2 bits). The information bits and the parity bits in the first and second sequence are then modulated and transmitted to a receiver.

The information bits and the first and second sequence of parity bits are received by a receiver and decoded by a turbo decoder.

For turbo encoded data a turbo decoder initially stores the received information bits and the parity bits in the first and second sequence in a buffer. Initially, the information bits and the first sequence of parity bits from the first convolutional encoder are retrieved from the buffer and decoded by a first decoder (i.e. a first soft in soft out SISO decoder), using a log-MAP algorithm, to provide 'extrinsic' information (i.e. a-posteriori data) indicative of adjustments in the confidence in the detected values for the information bits. Intermediate results (i.e. a-priori) that include the extrinsic information from the first decoder are then stored in the buffer in an interleaved order matching the code interleaving used at the transmitter.

The intermediate results, the information bits and the second sequence of parity bits from the second encoder are retrieved from the buffer and decoded by a second decoder (i.e. a second SISO decoder) to provide extrinsic information indicative of further adjustments in the confidence in the detected values for the information bits. Intermediate results that comprise the extrinsic information from the second decoder (i.e. a second SISO decoder) are then stored in the buffer in a deinterleaved order complementary to the code interleaving performed at the transmitter. The intermediate results are used in a next decoding iteration performed by the turbo decoder. The turbo decoder performs a predetermined number of decoding iterations before producing a decision on the value of the decoded information bit.

30

5

10

15

20

25

A viterbi decoder is used to decode convolutional encoded data using a viterbi algorithm.

The basic transmission unit in a HSDPA sub-system is called a time transmission interval TTI where each TTI spans 2ms and contains three identical time periods called slots.

As shown in figure 1, for each TTI transmitted in the data channel 100 there is a corresponding TTI in the control channel 200 that starts 2 slots before the beginning of the associated data channel TTI.

The control data is divided into two parts. The first part 102, which contains information required for the demodulation of the corresponding data channel TTI, is transmitted in the first slot of the control channel TTI. The second part 103, which contains data required for the channel decoding of the corresponding data channel TTI, is transmitted in the second and third slots of the control channel TTI.

There is a period of one slot to decode the first part of the control channel before the decoded data is required for the demodulation of the data channel. Similarly, there is a two slot period to decode the second part of the control channel before the decoded data is required for decoding of the data channel. This arrangement results in severe timing restrictions on the decoding of the control channel part.

25

5

10

15

20

One solution to this problem has been the use of a separate turbo decoder for decoding the turbo encoded channels and a separate viterbi decoder for decoding the convolutional encoded channels; however this results in increased cost and size of a receiver.

30

It is desirable to improve this situation.

In accordance with a first aspect of the present invention there is provided a decoder according to claim 1.

This provides the advantage of allowing a single decoder to support the decoding of a turbo encoded channel and a convolutional encoded channel.

4

An embodiment of the invention will now be described, by way of example, with reference to the drawings, in which:

Figure 1 illustrates the structure of a known HS-DPA data channel and control channel;

15 Figure 2 illustrates a WCDMA receiver according to an embodiment of the present invention;

Figure 3 illustrates a decoder according to an embodiment of the present invention;

20

5

Figure 4 illustrates a first memory structure according to an embodiment of the present invention;

Figure 5 illustrates a second memory structure according to an embodiment of the present invention.

Figure 2 shows a WCDMA receiver 200 having a memory module 201 (e.g. a buffer), a controller 202 and a decoder 203.

30 The memory module 201 has a first input for receiving encoded data, a second input for receiving decoded data from the decoder 203, a first output for outputting decoded data, and a second output for providing stored data to the

decoder 203. Additionally, the memory module 201 is coupled to the controller 202 5 to allow the controller 202 to control the flow of data into and out of the memory

5

module 201.

PCT/IB2004/004349

The memory module 201 has four storage areas 204, 205, 206, 207; one storage area 204 for storing received viterbi encoded data (e.g. encoded data received from the HS-DPA control channel), a second storage area 205 for storing received turbo encoded data (e.g. encoded data received from the HS-DPA data channel), a third storage area 206 for storing decoded data received from the decoder, and a fourth storage area 207 for storing viterbi decoded data.

15

20

30

10

WO 2005/060107

The decoder 203, which is described in detail below, includes a decoding module 208 arranged to support the decoding of both turbo encoded data and convolutional encoded data and an internal memory module 209, where the internal memory module 209 is relatively small with a relatively high bandwidth. The decoding module 208 is arranged to function as a soft input soft output SISO decoder when performing turbo decoding and a hard decoder when performing viterbi decoding.

The decoder 203 is coupled to the controller 202 via a control line to allow 25 the controller 202 to control the operation of the decoder.

An example of the decoding of turbo encoded data and viterbi encoded data will know be described.

The controller 202 initiates the loading of received turbo encoded data into the second storage area 205 of the memory module 201 and starts the turbo decoding process by issuing a 'turbo start' command to the decoder 203. The decoder 203 retrieves systematic bits and the parity 1 bits from the memory module 201 and performs a SISO turbo decoding stage, which corresponds to the first decoder process in a turbo decoder, to generate 'extrinsic' information (i.e. a-posterior data), which is stored in the third storage area 206 of the memory module 201. The decoder 203 then retrieves the extrinsic information, which is read out in an interleaved order to provide a-prior data, the systematic bits and the parity 2 bits from the memory module 201 and performs a SISO turbo decoding stage, which corresponds to the second decoding process, thereby completing one turbo decoding iteration. The results from this SISO turbo decoding iteration are stored in the third storage area 206 of the memory module 201.

6

PCT/IB2004/004349

When part 1 of the HSDPA control channel has been received the controller 202 issues a 'viterbi request' command to the decoder 203. In response the decoder 203 finishes the SISO turbo decoding stage that is currently being processed and notifies the controller 202, via a 'viterbi acknowledge' command, when the SISO turbo decoding stage has been complete, while storing the 'extrinsic' data in the third storage area 206 in the memory module 201.

20

25

15

WO 2005/060107

5

10

The controller 202 initiates the loading of received convolutional encoded data into the first storage area 204 of the memory module 201 and starts the viterbi decoding process by issuing a 'viterbi start' command to the decoder 203. The decoder 203 retrieves the viterbi encoded data from the first storage area 204 and performs viterbi decoding. When the decoder 203 has completed the viterbi decoding the decoder 203 notifies the controller 202, via a 'decode end' command, and the decoded viterbi data is stored in the fourth storage area 207 of the memory module 201.

30

35

The controller 202 then instructs the decoder 203 to continue the decoding of the turbo encoded data (i.e. instructs the decoder 203 to continue performing decoding iterations on the data stored in the third storage area 206 of the memory module 201), via a 'turbo continue' command. The decoder 203 retrieves the data stored in the third storage area 206 of the memory module 201 and continues the turbo decoding process from the last SISO turbo decoding stage performed.

5

When all the turbo decoding iterations have been complete for a given data slot the decoder 203 notifies the controller 202, via a 'decode end' command, and the decoded data is stored in the third storage area 206 for further processing by other modules (not shown) within the receiver.

10

If further encoded data within HSDPA data channel slots is available the controller 202 initiates the loading of the received turbo encoded data into the second storage area 205 of the memory module 201 and initiates the turbo decoding process, as described above.

15

20

25

30

When part 2 of the HSDPA control channel is received the controller 202 initiates the decoding of this data, as described above.

The switching of the decoder 203 between turbo decoding of the data channel and viterbi decoding of the control channel is arranged to continue while the HSDPA data and control channels are being received.

Figure 3 shows the decoder 203 and the memory module 209. The decoder 203 includes a memory interface 301, a branch metric arithmetic logic unit ALU 302, a butterfly/survivor path ALU 303 arranged to calculate 4 butterflies in a single cycle, a MAX unit 304 and a temporary memory 305.

The memory interface 301 is used to interface the decoder 203 to the memory module 201 with the branch metric ALU 302, the MAX unit 304 and the temporary memory 305 being coupled to the memory interface 301. The branch metric ALU 302 is also coupled to the butterfly/survivor path ALU 303, which in turn is coupled to the internal memory module 209. The MAX unit 304 is also coupled to the internal memory module 209 and the temporary memory 305.

During the decoding process the branch metric ALU 302 receives encoded data from the memory module 201 via the memory interface 301. For example, during turbo decoding turbo encoded data is received from the second storage area 205 of the memory module 201 and during viterbi decoding convolutional encoded data is received from the first storage area 204 of the memory module 201.

The branch metric ALU 302 performs branch metric calculations on the received encoded data and provides the calculated branch metrics to the butterfly/survivor path ALU 303.

15

20

25

5

10

During turbo decoding the butterfly/survivor path ALU 303 calculates forward recursion state metrics (i.e. alphas α) and backward recursion state metrics (i.e. betas β) while during viterbi decoding the butterfly/survivor path ALU 303 calculates path metrics and updated survivor path metrics. The number of code states for turbo codes and viterbi codes will typically be different, for example for the HSDPA channel there are 8 states for turbo codes (i.e. the constraint length for the turbo code is 4) and 256 states for viterbi codes (i.e. the constraint length for the viterbi code is 9). This is supported by the butterfly/survivor path ALU 303 by the butterfly/survivor path ALU 303 calculating 8 states of a turbo code in parallel in 1 cycle and 256 states of a viterbi code in 32 cycles (i.e. 8 states in parallel 32 times). As described below, the internal memory module 209 is used to allow the butterfly/survivor path ALU 303 to divide the path metric calculation over 32 cycles by storing both the old and new path metrics in memory (i.e. the path metrics for the previous and current cycle).

30

35

The butterfly/survivor path ALU 303 results are stored in the internal memory module 209. The internal memory module 209 within this embodiment is configured to have two separate modules, where each module has its own address bus, thereby allowing memory accesses to different addresses between the two modules within a single clock cycle. For the purposes of this embodiment

the first module has been designated memory group A and the second module has

WO 2005/060107

10

15

20

25

30

35

the first module has been designated memory group A and the second module has been designated memory group B. Each memory group is one kilobyte in size having 64 lines (i.e. memory addresses) of 16 bytes each, as described below. The internal memory module 209 is small and can be regarded as a window to a code segment stored in the memory module 201, where the decoding of the code segment is effectively a series of decoding operations on the window data where the window 'slides' over the code segment.

PCT/IB2004/004349

The internal memory module 209 is arranged to store path metrics for a previous cycle, when the decoder 203 is in viterbi mode, which is feedback to the butterfly/survivor path ALU 303 to allow the path metrics for the next cycle to be calculated. When the decoder 203 is in turbo mode, the internal memory module 209 is arranged to store all the state metrics of one window for use by the MAX* unit 304.

Once the decoder 203 has performed the decoding of the states in viterbi decoding the calculated survivor path metrics for the received convolutional encode data is passed from the internal memory 209 through the MAX unit 304 and stored in the fourth storage area 207 of the memory module 201.

When the decoder 203 is performing turbo decoding the calculated forward recursion state metrics and backward recursion state metrics are passed to the MAX unit 304, via the internal memory module 209. Additionally, the temporary memory 305 is used to store extrinsic information that is read out of the third storage area 206 in interleaved order (i.e. a-priori data) which is also provided to the MAX unit 304 to allow the MAX unit 304 to determine new a-posterior data for the current SISO turbo decoding stage. The a-posterior data calculated by the MAX unit 304 is stored in the third storage area 206 of the memory module 201.

As described above, the decoder 203 can be controlled to switch between turbo decoding and viterbi decoding, however, as the contents of the internal

memory module 209 are written over when switching from one decoding mode to another decoding mode the switching from one decoding mode to another decoding mode only occurs once a SISO decoding stage has been complete and the SISO decoding stage results have been stored in the memory module or viterbi

10

PCT/IB2004/004349

10

15

20

25

30

35

WO 2005/060107

decoding has been complete.

Figure 4 illustrates the data storage within the internal memory module 209 when being used for turbo decoding. Memory group A and memory group B together are used to store 128 turbo decoding stages, where a stage corresponds to the 8 state metrics of a turbo code trellis (i.e. the forward recursive metrics or backward recursive metrics calculated by the butterfly/survivor path ALU).

For each cycle two stages of data is read or written from/to the memory.

Figure 5 illustrates the data storage within the internal memory module 209 when being used for viterbi decoding. As the butterfly/survivor path ALU 303 is arranged to calculate four butterflies in a single cycle (i.e. eight states of the 256 states) the internal memory module is divided into two parts, part A of group A, part B of group B and part A of group B, part B of group A, to avoid corrupting stage i-1 data stored in the internal memory module with the results of the stage i data, until all the states of stage i have been calculated.

For example, the path metrics and survivor paths calculated by the butterfly/survivor ALU 303 for the current stage are read from the part A of group A, part B of group B having been written in during calculation of the previous stage, where the inputs for the first cycle butterflies correspond to i= 0, i = 1, i = 2, i = 3, where i takes values from 0 to 127 (i.e. 128 butterflies) and the input states read from memory are states 0 to 3 and 128 to 131. The new path metrics and survivor path calculations generated by the butterfly/survivor path ALU 303 are written to part A of group B, part B of group A and correspond to states 0 to 3 and 4 to 7. During calculations for the next stage the roles of part A of group A, part B

of group B and part A of group B, part B of group A of the internal memory module 209 are exchanged (i.e. part A of group A, part B of group B is used for writing the next stage and part A of group B, part B of group A is used to read the current stage data). This process continues until the 256 states have been calculated. With this ordering each read and write operation will involve 4 states from part A of group A, part B of group B and four from part A of group B, part B of group A. Thus, the ordering of the states within the two memory groups allows data to be read from each of the two memory groups or to be written to each of the two

11

PCT/IB2004/004349

WO 2005/060107

15

20

memory groups in a single cycle.

It will be apparent to those skilled in the art that the disclosed subject matter may be modified in numerous ways and may assume many embodiments other than the preferred forms specifically set out as described above, for example the decoder could be configured to have one ALU for performing forward recursion and another ALU for performing backward recursion such that the two operations could be performed in parallel.

5 CLAIMS

1. A decoder (203) comprising a decoding element (208) arranged to operate in a first mode for decoding a turbo encoded data stream and in a second mode for decoding a viterbi encoded data stream, wherein the decoder (203) is characterised in that the decoding element (208) is responsive to a first control signal for switching from the first mode to the second mode during decoding of a turbo code block and responsive to a second control signal for switching from the second mode to the first mode to allow continued decoding of the turbo code block.

PCT/IB2004/004349

15

25

30

10


- 2. A decoder (203) according to claim 1, wherein the decoding element (208) is arranged to store data generated during the decoding of the turbo code block.
- 3. A decoder (203) according to claim 2, wherein the decoding element (208) arranged to retrieve the stored data generated during the decoding of the turbo code block to allow continued decoding of the turbo code block.
 - 4. A decoder (203) according to claim 1, wherein the decoding element (208) is arranged to switch from the first mode to the second mode after an iteration of the decoding of the turbo code block has been complete.
 - 5. A decoder (203) according to claim 1, wherein the decoding element (208) comprises a first logic element that is arranged to calculate forward recursion/backward recursion metrics for a turbo encoded data stream when the decoder element is operating in the first mode and to calculate


- 5 path metrics and survivor path metrics for a viterbi encoded data stream when the decoder element is operating in the second mode.
 - 6. A decoder (203) according to claim 2, wherein the decoding element (208) further comprises a second logic unit that is arranged to calculate a posteriori data for a turbo encoded data stream using the forward recursion/backward recursion metrics generated by the first logic unit.


10

15

7. A decoder (203) according to claim 2, wherein the decoding element (208) further comprises a memory that is arranged to store forward recursion/backward recursion metrics generated by the first logic unit when the decoding element (208) is operating in the first mode and to store path metrics and survivor path metrics generated by the first logic unit when the decoding element (208) is operating in the second mode.







| | | ı | DATA STORAGE FOR ✓─────────────────────────────────── | |
|------|---|---------|--|--|
| | 1 | ا [] | OLD P.M. AND S.P. 0-3 | OLD P.M. AND S.P. 4-7 |
| | | | • | • |
| PART | Α | | OLD P.M. AND S.P. 120-123 OLD P.M. AND S.P. 132-135 | OLD P.M. AND S.P. 124-127 OLD P.M. AND S.P. 128-131 |
| | | | VED 1.111. AND 3.1. 102 100 | OED 1.111. 711D 0.1. 120 101 |
| | | > | OLD P.M. AND S.P. 252-255 | OLD P.M. AND S.P. 248-251 |
| | | | NEW P.M. AND S.P. 0−3 | NEW P.M. AND S.P. 4-7 |
| | | | • | • |
| PART | В | | NEW P.M. AND S.P. 120-123 — NEW P.M. AND S.P. 132-135 | NEW P.M. AND S.P. 124-127 NEW P.M. AND S.P. 128-131 |
| | | | • • | NEW 138. 180 O. 120 OT |
| | | | NEW P.M. AND S.P. 252-255 | NEW P.M. AND S.P. 248-251 |
| | | (| | |
| | | | MEMORY GROUP A | MEMORY GROUP B |

FIG. 4

3/3

DATA STORAGE FOR TURBO DECODING

16 BYTES

FIGHT P.M. STAGE 0

EIGHT P.M. STAGE 1

EIGHT P.M. STAGE 126

MEMORY GROUP A

TO BYTES

16 BYTES

16 BYTES

FIGHT P.M. STAGE 127

MEMORY GROUP A

MEMORY GROUP B

FIG. 5

INTERNATIONAL SEARCH REPORT

Int nal Application No PCT/IB2004/004349

| | | 1, 1, 1020 | |
|---|---|---|-----------------------|
| A. CLASS IPC 7 | IFICATION OF SUBJECT MATTER H03M13/29 H03M13/41 H04L1/0 | 00 | |
| According t | o International Patent Classification (IPC) or to both national classifi | ication and IPC | |
| | SEARCHED | | |
| Minimum de IPC 7 | ocumentation searched (classification system followed by classifica H03M H04L | ition symbols) | |
| | tion searched other than minimum documentation to the extent that | | |
| | lata base consulted during the international search (name of data b | ase and, where practical, search terms us | ed) |
| C. DOCUM | ENTS CONSIDERED TO BE RELEVANT | | |
| Category ° | Citation of document, with indication, where appropriate, of the re | elevant passages | Relevant to claim No. |
| X | BICKERSTAFF M A ET AL: "A unifi turbo/Viterbi channel decoder fo mobile wireless in 0.18-'mu!m CM IEEE JOURNAL OF SOLID-STATE CIRC USA, | r 3GPP OS" | 1-7 |
| | vol. 37, no. 11, November 2002 (pages 1555-1564, XP002323657 ISSN: 0018-9200 paragraph 'OIII! figures 4,5,7 | | |
| X | US 6 166 667 A (PARK ET AL) 26 December 2000 (2000-12-26) the whole document | | 1-7 |
| X | EP 1 204 210 A (LUCENT TECHNOLOG 8 May 2002 (2002-05-08) the whole document | 1-7 | |
| | | -/ | |
| X Furth | ner documents are listed in the continuation of box C. | Patent family members are listed | d in annex. |
| "A" docume | tegories of cited documents : ant defining the general state of the art which is not ered to be of particular relevance | temational filing date h the application but heory underlying the | |
| filing da | nt which may throw doubts on priority claim(s) or | claimed invention of be considered to locument is taken alone | |
| which i citation "O" docume | claimed invention nventive step when the nore other such docu- | | |
| other means ments, such combination being obvior in the art. "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent | | | |
| Date of the a | actual completion of the international search | Date of mailing of the international se | arch report |
| 9 | May 2005 | 18/05/2005 | |
| Name and m | nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016 | Authorized officer Ogor, M | |

INTERNATIONAL SEARCH REPORT

Inte onal Application No PCT/IB2004/004349

| | | PC1/1B2004/004349 | | |
|------------|---|-----------------------|--|--|
| | ation) DOCUMENTS CONSIDERED TO BE RELEVANT | | | |
| Category ° | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. | | |
| P,X | FAN-MIN LI ET AL: "Triple-Mode MAP/VA Timing Analysis for Unified Convolutional/Turbo Decoder Design" SIGNAL PROCESSING SYSTEMS, 2004. SIPS 2004. IEEE WORKSHOP ON AUSTIN, TEXAS, USA 13-15 OCT. 2004, PISCATAWAY, NJ, USA,IEEE, 13 October 2004 (2004-10-13), pages 280-285, XP010743974 ISBN: 0-7803-8504-7 the whole document | 1-3 | | |
| P,A | EP 1 471 677 A (STMICROELECTRONICS N.V; STMICROELECTRONICS S.A) 27 October 2004 (2004-10-27) paragraph '0022! - paragraph '0027! paragraph '0113! - paragraph '0158! figures 13-15 | 1-7 | | |
| Ρ,Α | KAI HUANG ET AL: "VLSI design of dual-mode Viterbi/turbo decoder for 3GPP" CIRCUITS AND SYSTEMS, 2004. ISCAS '04. PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON VANCOUVER, BC, CANADA 23-26 MAY 2004, PISCATAWAY, NJ, USA, IEEE, US, vol. 2, 23 May 2004 (2004-05-23), pages 773-776, XP010720451 ISBN: 0-7803-8251-X the whole document | 1-7 | | |
| P,A | CHIEN-CHING LIN ET AL: "A dual mode channel decoder for 3GPP2 mobile wireless communications" SOLID-STATE CIRCUITS CONFERENCE, 2004. ESSCIRC 2004. PROCEEDING OF THE 30TH EUROPEAN LEUVEN, BELGIUM 21-23 SEPT. 2004, PISCATAWAY, NJ, USA, IEEE, US, 21 September 2004 (2004-09-21), pages 483-486, XP010738582 ISBN: 0-7803-8480-6 the whole document | 1-7 | | |
| A | US 2003/018942 A1 (SEO SEUNG-WAN) 23 January 2003 (2003-01-23) | | | |

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inti onal Application No PCT/IB2004/004349

| | | | | i | | |
|--------------------------------------|------|---------------------|----|-------------------------|-----------|------------------|
| Patent document cited in search repo | ıt | Publication date | | Patent family member(s) | | Publication date |
| US 6166667 | Α | 26-12-2000 | AU | 735133 | B2 | 28-06-2001 |
| | | | AU | 3057499 | _ | 25-10-1999 |
| | | | BR | 9906303 | Α | 05-12-2000 |
| | | | CA | 2290580 | A1 | 14-10-1999 |
| | | | CN | 1301431 / | A ,C | 27-06-2001 |
| | | | EP | | A2 | 10-05-2000 |
| | | | JP | 2000515715 | T | 21-11-2000 |
| | | | WO | 9952216 / | A2 | 14-10-1999 |
| | | | RU | 2204199 (| C2 | 10-05-2003 |
| EP 1204210 | Α | 08-05-2002 | US | 2002129317 / | A1 | 12-09-2002 |
| | | | EΡ | 1204210 / | 41 | 08-05-2002 |
| | | | EP | 1204211 / | 41 | 08-05-2002 |
| | | | EP | 1204212 / | 41 | 08-05-2002 |
| | | | JP | 2002171173 / | 4 | 14-06-2002 |
| | | | JP | 2002176366 <i>I</i> | 4 | 21-06-2002 |
| | | | JP | 2002152057 | 4 | 24-05-2002 |
| | | | US | | 41 | 12-09-2002 |
| | | | US | 2002162074 / | 41 | 31-10-2002 |
| EP 1471677 | Α | 27-10-2004 | EP | 1471677 | 41 | 27-10-2004 |
| | | | JP | 2004343716 | 4 | 02-12-2004 |
| US 200301894 | 2 A1 | 23-01-2003 | KR | 2003008629 <i>A</i> | 4 | 29-01-2003 |
| | | | CN | 1399197 | | 26-02-2003 |